International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-12,Issue-1  ( Jan, 2024 )
ARCHIVES
  1. Volume-11,Issue-12  ( Dec, 2023 )
  2. Volume-11,Issue-11  ( Nov, 2023 )
  3. Volume-11,Issue-10  ( Oct, 2023 )

Statistics report
Apr. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 133
Paper Published : 1712
No. of Authors : 4737
  Journal Paper


Paper Title :
On Chip Generation Of Functional Tests For High Transition Faults Using Fixed Hardware

Author :K. B.Meena Kumari, V.Thrimurthulu, N.P.Dharani

Article Citation :K. B.Meena Kumari ,V.Thrimurthulu ,N.P.Dharani , (2014 ) " On Chip Generation Of Functional Tests For High Transition Faults Using Fixed Hardware " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 77-81, Volume-2,Issue-10

Abstract : In this proposed method we are test the one combinational circuit. Here this combinational circuit having 36-bit input and 7-bit output. ISCAS-85 C432 27-channel interrupt controller is a combinational benchmark circuit. This paper described an on-chip test generation method for functional broadside tests. The hardware was based on the application of primary input sequences initial from a known reachable state, thus using the circuit to produce additional reachable states. Random primary input sequences were changed to avoid repeated synchronization and thus yield varied sets of reachable states. The hardware structure was simple and fixed, and it was tailored to a given circuit only through the following parameters: the length of the LFSR used for producing a random primary input sequence; the length of the primary input sequence; the specific gates used for modifying the random primary input sequence; the particular gate used for selecting applied tests; and the seeds for the LFSR. With the proposed on-chip test generation method, the circuit is used for generate reachable states for the duration of test application. This alleviates the want to compute reachable states offline.

Type : Research paper

Published : Volume-2,Issue-10


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-1297   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 76
| Published on 2014-09-30
   
   
IRAJ Other Journals
IJEEDC updates
Volume-12,Issue-1(Jan ,2024) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740